ISO/IEC TR 5891:2024
p
ISO/IEC TR 5891:2024
81806

Status : Published

en
Format Language
std 1 151 PDF + ePub
std 2 151 Paper
  • CHF151
Convert Swiss francs (CHF) to your currency

Abstract

This document surveys and summarizes the existing hardware monitoring methods, including research efforts and industrial applications. The explored monitoring technologies are classified by applied area, carrier type, target entity, objective pattern, and method of deployment. Moreover, this document summarizes the possible ways of utilizing monitoring technologies for hardware security assessment with some existing state-of-the-art security assessment approaches.

The hardware mentioned in this document refers only to the core processing hardware, such as the central processing unit (CPU), microcontroller unit (MCU), and system on a chip (SoC), in the von Neumann system and does not include single-input or single-output devices such as memory or displays.

The hardware monitoring technology discussed in this document has the following considerations and restrictions:

     the monitored target is for the post-silicon phase, not for the design-house phase (e.g. an RTL or netlist design);

     monitoring is only applied to the runtime system.

Read sample 

Preview this standard in our Online Browsing Platform (OBP)

General information

  •  : Published
     : 2024-04
    : International Standard published [60.60]
  •  : 1
     : 32
  • ISO/IEC JTC 1/SC 27
    35.030 
  • RSS updates

Got a question?

Check out our FAQs

Customer care
+41 22 749 08 88

Opening hours:
Monday to Friday - 09:00-12:00, 14:00-17:00 (UTC+1)